The reconfigurability, energy-efficiency, and massive parallelism on FPGAs make them one of the best choices for implementing efficient deep learning accelerators. However, state-of-art implementations seldom consider the balance between high throughput of computation power and the ability of the memory subsystem to support it. In this paper, we implement an accelerator on FPGA by combining the sparse Winograd convolution, clusters of small-scale systolic arrays, and a tailored memory layout design. We also provide an analytical model analysis for the general Winograd convolution algorithm as a design reference. Experimental results on VGG16 show that it achieves very high computational resource utilization, 20× ∼ 30× energy efficiency, and more than 5× speedup compared with the dense implementation.
INTRODUCTION
Convolutional neural network (CNN) is a class of deep learning algorithms which has become dominant in various computer vision tasks [10, 18] , so it is attracting research on acceleration for computational and power efficiencies. The core computations in the algorithm are convolution operations with multi-dimensional data, e.g. 3-D feature maps (FM) and 4-D filters, which require a high density of memory accesses and high throughput of the computation engine. One research topic emerging in recent years is to deploy the convolution operations onto FPGAs [6, 7, 9, 11] , since FPGAs consist of massive compute units, e.g. DSP blocks, and storage elements interconnected by reconfigurable switch blocks. The most recent works on systolic array-based FPGA accelerators [3, 15] deliver significant performance improvement on the automation of high-level synthesis (HLS) design flow. Unlike the works [5, 15] , which first construct 2-D mesh architecture for systolic array then let the loops of codes to fit on these arrays (bitstream generated once), we recursively break the memory layout down to small blocks then map these blocks onto small-scale systolic arrays to perform multiplications of submatrices, and share these submatrices among working arrays to reduce required memory Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s). FPGA '19, 2019 , Seaside, California USA © 2019 Copyright held by the owner/author(s). ACM ISBN 978-x-xxxx-xxxx-x/YY/MM. https://doi.org/10.1145/nnnnnnn.nnnnnnn bandwidth. Another performance improvement can be achieved from algorithmic perspective by applying the Winograd transform. This approach attracts more and more attention from researchers since its first GPU implmentation [17] . Winograd CNN accelerators on FPGAs are also well studied recently [1, 11] ; however, the greater volume after the Winograd transformation is stressing on FPGAs. To handle this issue we adopt an efficient memory layout, adopt the pruned Winograd weights [2] and their elaborate hardware, and extend the computation into 3-D. Pruning neural networks has been proven to greatly decrease both latency and energy consumption for all range of devices [13] . The major contributions are summarized in the following:
• Unified small-scale systolic arrays for both Winograd transform and matrix multiplications. We maximize the reusability of the existing design, e.g. RTL, for multiple modules. These modules share common characteristics, like matrix multiplication alike arithmetic operations.
• Efficient memory access layout. We employ a recursive memory access pattern to increase locality of buffers. This pattern significantly impacts the overall performance.
• Block-based sparse matrix compression. We employ this compression technique to adopt the above mentioned recursive memory layout.
• A comprehensive model analysis of Winograd convolution. We propose an analytical model to investigate the performance and energy consumption, and based on the analysis we use the conclusion as our design guidance.
BACKGROUND 2.1 Spatial Convolution
The convolution layer in a feedforward pass takes C channels of H × W feature maps D as input, and convolve each of K filters of dimension C × r × r with the input feature maps to produce K output featre maps, Y, of dimension (H − r + 1) × (W − r + 1). Let s be the stride and assume that the width and height of the filters are the same, then the mathematical description of the convolution is
Winograd Algorithm
Winograd proposed an efficient algorithm for short convolutions [20] 
Next, element-wise multiplications are performed:
Finally, the output y = (y 0 , y 1 ) can be generated via:
The matrix form of the above procedure can be written as y = A T (Gд) ⊙ B T d , where ⊙ represents element-wise multiplication and
The element-wise product in (2) requires m + r − 1 = 4 multiplications, whereas the direct method does m × r = 2 × 3 = 6 multiplications. 
where d and д are tiles of input and the filter, having size of l × l (l = m + r − 1) and r × r , respectively. The size of the output tile Y is m × m. For larger input images, the Winograd transform is performed with the overlapping of tiles, with overlapping size r − 1, along each dimension. When applying Winograd algorithm to a convolution layer of CNNs, the tiles along the channel dimension of this layer can be fetched simultaneously and each of them is applied with (4).
ALGORITHM AND OPTIMIZATIONS
This section gives an overview of our algorithm and presents several optimization methods. Fig. 1 shows the overview of our algorithm which consists of three stages of the Winograd-based convolution: input feature map and kernel transformations, matrix multiplications, and the inverse transformation of the output feature maps. These three stages form the pipeline of the data flow of our system design.
Reduction to Matrix multiplication
By reformulating (4) with the augmentation on the channel dimension, filter k, tile coordinates (x,ỹ), and substitution of U = GдG T and V = B T dB, we get
The summation part inside the parenthesis of (5) can be disentangled into (m + r − 1) 2 individual multiplication of a matrix of size (C × K) with another of size (C × ⌈H /m⌉ ⌈W /m⌉).
Another benefit of this reformation into matrix multiplications is that the number of inverse transforms has also been reduced over C channels [17] , since the factorization of inverse transform along channels amortizes the cost. With this reformation, the matrix multiplications are then efficiently implemented on FPGAs.
Matrix multiplications and memory access patterns
As described in section 3.1, Winograd convolution can be computed efficiently with matrix multiplications on GPUs or FPGA platforms.
To optimze the performance of matrix multiplication, we employ the Z-Morton memory layout [8] , which has been widely studied for the Cache oblivious algorithms on multithreaded CPUs [8, 12] and image processing on FPGAs [4] . This memory layout increases both spatial and temporal locality of memory accesses of matrix multiplication and arithmetic operations [8] . if n == l then ▷ l is the smallest tiling size 4:
else 6: partition A, B, and C into tiles of size n 2 × n 2 7:
+recursive-matmult(A 1,2 , B 2,1 ) 9:
+recursive-matmult(A 1,2 , B 2,2 ) 11:
+recursive-matmult(A 2,2 , B 2,1 ) 13:
+recursive-matmult(A 2,2 , B 2,2 ) 15: end if 16: return C 17: end function Z-Morton uses a divide and conquer approach to access the memory as in Fig. 2 (a) . It is actually derived from the recursive matrix multiplication described in Algorithm 1. Compared with Strassen's algorithm, the latter is not cache-friendly in real situations, whereas the former can provide notable improvement in performance [12] . Note, instead of implementing the algorithm exactly, we unrolled memory access order to reorganize the memory layout.
The physical memory layout in FPGAs is essentially linear , Fig 2  (a) also provides an example of translating the logical block address to physical block address. As shown in Fig. 2 (a) , the address translation is easily implemented with LUTs in FPGAs by interleaving the bits of the logical column and row addresses to generate the physical address of a block.
Pruned Winograd weights and memory access patterns
After pruning the Winograd weights, we store them in a blockbased sparse coordinates format (BCOO)-only those 4 × 4 blocks containing nonzeros will be compressed and stored. 
ARCHITECTURE DESIGN
This section discusses our implementation of accelerator for Winograd convolution. The most time-consuming parts in the computation pipeline are the Winograd transform for feature maps and matrix multiplications. In our design, we propose using unified small-scale systolic arrays, of size l × l (l = m + r − 1), for both these arithmetic operations.
Winograd transform by Systolic Arrays
Recall the 2-D Winograd transform nesting 2 transform matrices,
Instead of directly computing B T · D · B, we change it into 
is the final resutl. Note that C and C ′ are zero-matrices and there is no multiplication occured inside these systolic arrays-the value of elements of B is just used to control the adder-such as, "1" for addition, "-1" for subtraction, and "0" for passing by the data to next processing element (PE) inside its systolic array. The data sharing is through the overlapping of tiles, which has been described in section 2.2.2. Fig. 3 illustrates that (m + r − 1) wide data stream into each systolic array, and among these data, (r − 1) of them travel through the current systolic array and are forwarded to the next systolic array at the same direction. The output is streamed out in the orthogonal direction after two iterations as stated previously, and is transfered into shift-registers for scattering into matrices.
Matrix Multiplication by Systolic Arrays
To perform the recursive matrix multiplication Algorithm 1 with hardware, we conceive the cluster of small-scale systolic arrays. Each cluster consists of 4 l ×l systolic arrays (l = 4 for our case) and a set of shared circular FIFO built by shift-registers, shown in Fig. 4 . To understand how this cluster works, let us examine the example from Fig. 2 . By unrolling the recursive code given by Algorithm 1 and using the tiles of matrices organized by Z-Morton layout, we calculate sub-matrix C 0 by summing up the products of submatrices A 0 × B 0 and A 1 × B 2 , C 4 by sum of A 0 × B 4 and A 1 × B 6 , and so on. · · · As shown in Fig.4 (a) , A 0 is shared by northwest and southwest systolic arrays, A 8 is shared by northeast and southeast systolic arrays, and so on. After the first iteration, the partial results of C 0 , C 4 , C 8 , and C 12 are produced and stored inside the corresponding systolic arrays. In the second iteration, the blocks A 1 , A 9 , B 4 , and B 9 get into their corresponding systolic arrays and perform the matrix multiplications, and their products are accumulated to the partial results, which still stay in their systolic arrays from iteration 1. At iteration 3 the results of C 0 , C 4 , C 8 , and C 12 are spilled out, and systolic arrays continue to work on the partial results of C 1 , C 5 , C 9 , and C 13 . This procedure continues until all the submatrices are calculated. Also the sharing of circular FIFOs reduces the memory bandwidth requirement by 4 folds.
When the computation is comprised of sparse matrix multiplications, we need some modifications on the cluster of systolic arrays. First, each of the circular FIFOs which supply the compressed Winograd weight blocks need to be equipped with a decompressor. Second, the circular FIFOs for Winograd feature maps are virtually split into two halves since some Winograd feature maps blocks are no longer shared between the systolic arrays. The overall memory access pattern is now determined by how the sparse blocks distributed in the memory layout. Take the sparse blocks B 2 and B 5 from Fig. 2 for example; now we notice that the computation of C 0 becomes A 1 × B 2 only, C 8 becomes A 9 × B 2 , block B 2 is still shared by the products of submatrices C 0 and C 8 .
Extends the computation into third dimension Figure 5: Extension of computation to 3-D dimension
Whenever the computation resource is available, we can extend the computation into higher dimensions. As we have analyzed in section 3.1, there are (m + r − 1) 2 independent matrix multiplications, and they can be executed in parallel with several clusters of systolic arrays as demonstrated in Fig. 5 . With this enhencement, the DSP utilization and throughput of the FPGA system are dramatically improved. In our design, we organize the DSPs into 8 clusters due to the limited amount of DSPs in our FPGA board.
Extension to other types of layers
In addition to convolution layers, fully-connected (FC) layers are essentially computed through matrix multiplications. Therefore, the techniques previously discussed can be also employed to FC layers. ReLU layers and Max Pooling layers are easily implemented by accompanying comparators to the output buffers.
DESIGN SPACE EXPLORATION 5.1 Model Analysis
A detailed study of the complexity of Winograd convolution is conducted in the following subsections, it helps us to design an optimzed accelerator for both dense and sparse cases.
Data Layout of Winograd transform.
As previously mentioned, the input feature maps are fed in system in real-time. It's not convenient to prune them during the inference, and it will increase the difficulty in system design. Moreover, the multiplication of a sparse matrix with a dense one does not necessarily produce another sparse matrix. In such case, our analysis keeps the same characteristics of feature maps for both dense and sparse cases. , e.g. when m takes value of 2 and r of 3, the transformed feature maps and weights require roughly 1.78 times larger storage. The increased volume of the storage not only affects the latency of computations due to the drastically slow access speed, but also causes more energy consumption.
Arithmetic complexity.
The arithmetic complexity greatly depends on the data layout since the volume of feature maps and weights decides how much data does the algorithm needs to process. The number of multiplications performed by Winograd convolution layer i is
The number of additions involved in matrix multiplications is
The number of additions required by Winograd transforms are S B and S A for B T dB and A T M k,x,ỹ A respectively. In most cases, Winograd transform matrices B and A are sparse, therefore, (9) and (10) utilize the operator nnz (·) (number of nonzeros).
The Winograd weights are pre-calculated and stored in memory, so the overhead of computing Winograd weights has not been taken into account. When the value of r is specified, e.g. r = 3 for every layer of V GG, the value of m is crucial for determining both the power consumption and the arithmetic complexity. Furthermore, the calculation of the optimal power consumption is straightforward, whereas the optimal computation time is much more complicated to evaluate.
Since the degree of parallelism and the memory access patterns are dynamic, these uncertain factors hinder accurate estimation of optimal computation time in an obvious mathematical analysis. Therefore, we focus on the analysis of achieving the optimal power consumption as the reference.
As shown in Fig. 6 , the energy consumption for local (e.g. buffers, FIFOs) and external memory accesses are several times and orders of magnitude higher than arithmetic operations, respectively [14] . Let us assume for the sake of simplicity that every storage element in both local and external memory is accessed exactly once, transformed feature maps are stored in local memory after Winograd transform, and the Winograd weights are read from external memory.
Let E me and E ml be the unit energies consumed by an access to the external memory and an access to the local memory, respectively. Let E mul and E add be the unit energies consumed by a multiplication operation and an addition operation, respectively. Then the total energy consumption of layer i is
Another fact derived by eq. (6) and (8) is that greater m generates less elements of the transformed feature maps but more elements of the transformed weights. This fact indicates that the pruning of Winograd weights is more efficient with greater m.
After having given the above formulas and summarizations, we conduct the analysis and experiments in section 6.2. 
EXPERIMENTAL EVALUATION
V GG [19] is one of the most popular and mature deep learning models which has been widely used in research and industry. In this work, we use V GG16 for our analysis and experiments.
Experiment Setup
For the CNN model part, we set the input feature map size to 224×224×3, which are standard input dimensions for VGG pipeline. Table 1 shows the number of neurons and weights of each layer in different stages after the Winograd transform. For the hardware part, we evaluate our design on an FPGA board, Xilinx Virtex Ultrascale XCVU095. Although it is not fabricated with the lastest technologies, and equips only with a medium amount of DSPs (768 DSPs), this configuration reveals better the performance gain than the lastest FPGAs since optimizations for FPGAs with scarce computation power is more representative. we decide to use m = 2, which eventually affects the dimension of our systolic arrays, tiling size, memory access patterns of our accelerator design, and so on. Although the plot indicates that m = 4 might be the optimal value for the energy consumption, we are limited by other hardware resources in our FPGA system, but the situation might be different if designing with a different FPGA system. In Fig. 7 (b) we provide the latencies for the inference by VGG with different configuration of m and sparsity ranging from 60% to 90%. For the best case, we achieve almost 5× speedup.
Results and analysis
With m = 2, we get the synthesized result with the resource usage as shown in Table 3 . The end-to-end comparison with the state-of-art CNN FPPGA accelerators is listed in Table 2 . We achieve the highest DSP usage and power efficiency. Due to time limitations, we only test our design on a medium scale FPGA. In current design, we use four 4×4 systolic arrays as one cluster for one matrix multiplication, and stack 8 such clusters for eight matrix multiplications in parallel. Meanwhile, 16 4×4 systolic arrays work on the Winograd transform. In total, all 768 PEs are used. We will try to transfer our design to the latest and most powerful FPGA board in the future, and the performance will be improved further.
CONCLUSION
In this paper we propose a design with highly efficient recursive memory access layout for both dense and sparse Winograd convolutions, unified systolic arrays for both Winograd transforms and matrix multiplications, and a three dimensional compute engine for Winograd convolution. We also provide a comprehensive algorithmic level analysis for the performance model of the Winograd convolution. We achieve high computation power usage and high power efficiency in our design. There are several aspects that we can investigate further in the future. In particular, the automation design flow will help a lot to reduce the burden of development.
And, the progress in memory technology is also a promissing solution as more and more new FPGA architecture incorporate such kind of brilliant concept. 
